SWLMs, and then shifted and reused in SRA. 87.5%
reuse (DR) schemes should be implemented in the parallel scalability with the flexible encoder system and architectures for fast ME algorithms. Second, low power power-aware algorithm. Figure 3 shows the system techniques have to be integrated across different design architecture. The encoder has 3 macroblock (MB) pipeline levels. This is not easy because fast ME algorithms are stages: coarse-prediction, fine-prediction and block-engine, difficult to realize on parallel architectures due to their and three MBs are pipelined and simultaneously processed irregular and sequential natures. Furthermore, gated-clock with the power-aware algorithm shown in Fig. 4 . A wide techniques at the circuit level cannot be effectively range of power scalability is achieved through this flexible supported without system-level considerations. Finally, to system thatadjuststheparametersofreconfigurablePEGs enable power scalability on an ASIC encoder, flexibility associated to all H.264 compression functionalities. Unlike must be explored on the system and module architectures the previous encoder system [1, 2] , in which each pipeline along with a computationally scalable algorithm.
controller is tightly coupled with the corresponding processing engines (PEGs) in each pipeline stage, our Low-Power Motion Estimation system hierarchy separates PEGs from pipeline controllers. Figure 4 shows the proposed integer-pixel ME (IME) 
